Amendment of January 6, 2004 Appl. No. 10/029,198 Response to Office Action of October 6, 2003

AMENDMENTS TO THE CLAIMS

- 1. (Original) An LCD device, comprising:
 - a LCD panel;
- a plurality of source drivers applying data signals to the LCD panel;
- a plurality of gate drivers applying gate driving signals to the LCD panel;
- a timing controller outputting at least two clock signals having different phases, the timing controller separately outputting data synchronized with each output signal; and
- at least two data buses transmitting the data separately output from the timing controller to the source drivers.
- 2. (Original) The LCD device as claimed in claim 1, wherein a number of the data buses are in proportion to a number of clock signals output from the timing controller.
- 3. (Original) The LCD device as claimed in claim 1, wherein the timing controller outputs data synchronized with a rising edge time of each clock signal.

Amendment of January 6, 2004 Appl. No. 10/029,198 Response to Office Action of October 6, 2003

- 4. (Original) The LCD device as claimed in claim 1, wherein the timing controller outputs data synchronized with a falling edge time of each clock signal.
- 5. (Original) The LCD device as claimed in claim 1, wherein the timing controller outputs first and second clock signals having opposite phases to each other.
- 6. (Original) The LCD device as claimed in claim 1, wherein the timing controller outputs first, second and third clock signals, each having different phases to each another.
- 7. (Original) The LCD device as claimed in claim 4, wherein the source driver samples data in the falling edge time when the data synchronized with the rising edge time is output.
- 8. (Original) The LCD device as claimed in claim 5, wherein the source driver samples data in the rising edge time when the data synchronized in the falling edge timing is output.
- 9. (Currently Amended) The LCD device as claimed in claim 5, wherein odd numbered display data <u>is output</u> synchronized with the <u>a</u> rising edge of the first clock signal is output, and even numbered

ant

Page 3 of 13

Amendment of January 6, 2004 Appl. No. 10/029,198 Response to Office Action of October 6, 2003 display data synchronized with the a rising edge of the second clock signal is output.

- 10. (Currently Amended) The LCD device as claimed in claim 6, wherein data for displaying R color is output synchronized with the a rising edge of the first clock signal is output, data for displaying G color is output synchronized with the a rising edge of the second clock signal is output, and data for displaying B color is output synchronized with a rising edge of the third clock signal is output.
- 11. (Original) A method for driving an LCD device having a timing controller transmitting digital data received from a system to each source driver, comprising the steps of:

providing a timing controller and at least one source driver; outputting at least two clock signals having different phases; and

separately outputting digital data synchronized with respective clock signals per odd/even numbered data or R/G/B display data through different data buses.

12. (Original) The method as claimed in claim 11, wherein the data is synchronized with a rising edge of each clock signal.

Page 4 of 13

(M)

Amendment of January 6, 2004 Appl. No. 10/029,198 Response to Office Action of October 6, 2003

- 13. (Currently Amended) The method as claimed in claim 12, wherein each source driver samples data synchronized with a falling edge of the clock signal if the data is output synchronized with a the rising edge of each clock signal is output.
- 14. (Currently Amended) The method as claimed in claim 11, wherein the data <u>is output</u> synchronized with a falling edge of each clock signal <u>is output</u>.
- 15. (Currently Amended) The method as claimed in claim 14, wherein each source driver samples data synchronized with a rising edge of the clock signal if the data is output synchronized with a the falling edge of each clock signal is output.
- 16. (Original) The method as claimed in claim 11, wherein two clock signals having different phases are used when the data is separately output according to odd and even numbered data, and three clock signals having different phases are used when the data is separately output according to R/G/B data.